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SUMMARY 
This study, performed for the Electronic Research Center of the National 
Aeronautics and Space Administration by the Martin Marietta Corporation under 
Contract NAS 12-532, demonstrates the feasibility of a fluidic decoder and dis- 
play device for u s e  on board a spacecraft. To provide meaningful restraints 
for  the  type of decoder and display device to be investigated, the typical require- 
ments of a conventional decoder and display device as used on board a space- 
craft w e r e  taken as guidelines for  this study. The resulting system may be used 
in place of the relay-type hardware currently planned for  this application. How- 
ever, application of the results of the investigation is by no means restricted to 
spacecrafts. The device may find suitable application in a variety of aerospace 
and industrial pneumatic o r  fluidic systems where decoder and displays a re  
required , 
Feasibility w a s  demonstrated through a study program, analysis of alterna- 
tives, and the development of a demonstration unit which has been successfully 
operated, and delivered as pa r t  of this contract. 
The advantages of a fluidic decoder and display device are: 
1 Conserves power sources by operating with available gases normally 
found in a space system. 
- 
2 Provides a longer life expectancy than field effect electroluminescent 
displays. 
- 
3 Improves readability under high ambient light conditions. - 
The primary advantage achieved through use  of fluidics wi l l  be the savings 
in power required to drive the decoder. The power source for  the fluidic logic 
and readouts is found in the pneumatic systems carr ied on board spacecraft for 
other purposes. The power is obtained "free" by utilizing the energy available 
in the gas stored at high pressures.  This energy, available in the gas, is pre-  
sently wasted as the gas is expanded from storage p r e s s u r e  to working pressure 
through pneumatic regulators. The power for  the fluidic logic package is ob- 
tained by passing part of the gas around the regulators. The gas wi l l  be re- 
turned uncontaminated to the system. 
The second advantage of a fluidic decoder and display device is the capability 
of the thermochromic readouts which provide a longer life expectancy than elec- 
troluminescent-type displays. This has distinct advantages for  space missions 
of long duration. 
INTRODUCTION 
study of a fluidic decoder and display device for use on board a spacecraft. 
This report  describes the program objectives and results of a feasibility 
1 
The advantage of such a system is the use  of gases available in the space- 
craft as the power supply without increasing the total amount of gases required 
for  the mission. 
This report contains: 
1 A technical discussion of the investigations performed on each of the sub- 
systems comprising a complete decoder and display device. 
- 
2 A description of the portable feasibility demonstration model built under 
this contract, 
- 
FLUIDIC DECODER AND DISPLAY SYSTEM DESCRIPTION 
A fluidic decoder and display system, as it could be used in a spacecraft, 
upon command displays numerical information stored in an electronic digital 
computer. Figure 1 is a block diagram of the system. As  shown in this  i l lus- 
tration the electronic binary information available in the computer is, upon com- 
mand, translated into binary pneumatic signals by the electro-fluid converter, 
Thus, the desired information is available in  pneumatic binary form in the 
register.  The mode selector determines if the binary-to-octal converter or the 
binary-to-binary coded decimal converter suppl ies  signals to the display de- 
coder logic module. The display decoder logic module activates the display 
panel. The remaining parts of the system are the pneumatic power supply and 
a power turndown system that conserves pneumatic power between readout 
commands. The power distribution system provides pneumatic power to the 
various fluidic subsystems shown in the block diagram. 
The system is comprised of the following subsystems: 
1 Electro-fluid converter - 
2 Register - 
3 Mode selector - 
4 Binary-to-octal converter - 
5 Binary-to-binary coded decimal converter - 
6 Display decoder logic - 
7 Display - 
8 Pneumatic power supply - 
9 Power turndown system. - 
2 
T-- I- 
Power 
Turndown 
System . 
* 
Command 
Signal 
I --  Computer .F-t ~1 
Electro- Fluid I Converter 
I Register I 
I Mode Selector 
Figure 1 .  Fluidic Decoder and Display Block Diagram 
3 
Elect r o  -Fluid Converter 
The function of the electro-fluid converter is to translate the incoming elec- 
trical signals into pneumatic signals of sufficient power to  operate the fluidic 
logic elements in the remaining part of the decoder and display device. The 
available electrical signal is a 20  V square wave of 15 ms duration. It is postu- 
lated that only a 10 mA current is available, because of computer limiations. 
The amount of pneumatic power required to obtain switching flow for the minia- 
t u r e  fluidic elements is small. The low power requirements made it possible 
to  consider several  concepts of electro-fluid interface devices. 
Register 
The function of the register is to store, for further processing, the binary 
information supplied by the  computer via the electro-fluid interface. The regis- 
ter consists of fluidic flip-flops that perform the function of a memory, The 
logic design of the register depends on the type of electro-fluid interface se- 
lected for  this  application. Both parallel and ser ia l  operation of the interface 
is possible. In parallel operation all 16 bits of binary information wi l l  be 
transferred to the register simultaneously (Figure 2). A ser ia l  operated shift 
register reduces the number of electro-to-fluid converters to two (Figure 3).  
This arrangement will require some additional fluidic logic to perform the 
shifting function of the register. Serial operation will require more logic 
elements in  the register, which will influence the reliability and the power 
consumption of the decoder and display unit. 
Mode Selector 
The function of the mode selector is to activate either the binary-to-octal 
converter o r  the binary-to-binary coded decimal converter as a signal pro- 
cessor ,  The selection of these converters depends on the presence, o r  absence, 
of a plus o r  minus sign in the information obtained from the computer. Figure 
4 shows the mode selector block diagram together with the adjacent logic modules 
such as the register, the binary-to-binary coded decimal converter, the binary- 
to-octal converter, and the display logic module. - 
Binary- t o - Oct a1 Converter 
Binary-to-octal conversion is accomplished by dividing the binary number 
into groups of three bits and substituting the corresponding decimal number for 
each group of three binary bits (Table I). Obviously, the register contents can 
be used directly as Y, X, and W inputs to the display logic module. The function 
of the binary-to-octal converter is to  generate a zero signal in all V channels 
4 
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TABLE I 
R2 , R1 R9 R8 R7 R6 R5 R4 R3 
---R 
10 
BINARY- TO- OCTAL CONVERSION 
Register 
--0 1 1 1 
--0 1 1 1 
0 0 0 1 1 0 
0 0 0 1 1 0 
Example of 
register 
contents 
w3 x3 y3 
- 7 
Octal 
grouping 
w2 x2 y2 w1 x1 y1 
0 6 Oct a1 
coding 
to ensure the  proper display of the octal number. The V signals wil l  be zero 
when the M signal is absent (see Figure 4). 
Binary Coded Decimal Converter 
The computer information to be displayed is available in the computer in 
straight binary form. The five decimal digits correspond to 16 binary bits and 
two sign bits that must be decoded into binary coded decimal digits. Table I1 
illustrates the conversion to be performed; column 1 shows a selection of the 
numbers displayed; column 2 shows part  of the binary information available from 
the computer; and column 3 shows the binary coded decimal information necessary 
to  activate the display. The conversion from binary-to-binary coded decimal units 
can be accomplished with a binary coded decimal converter. 
Figure 5 shows a block diagram of one bit of a binary coded decimal converter. 
The inputs R 1  through R4 signify the binary inputs. The outputs V, W, X, and Y 
a r e  in binary coded decimal form and a r e  used by the display decoder logic 
modules to activate the displays. 
The binary-to-binary coded decimal converter consists of several  adders in- 
dicated as A and two OR gates and an AND gate. Since only octal readouts a r e  
furnished in the demonstration model, the development of the binary-to-binary 
coded decimal converter was  not undertaken. 
6 
Binary- to - Binary 
Coded Decimal 
Convert e r 
Mode Selector M 
Binary- 
to-Octal 
Converter 
v 
Figure 4. Mode 
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TABLE I1 
Column 1 
Number 
to be 
Displayed 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12  
Column 2 Column 3 
Binary Information from 
Computer (Only 7 Out of 
16 Bits Shown) 
Binary Coded Decimal 
Information (3 Out of 
5 Bits Shown) 
0 0 0 0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  
0 0 0 0 0 0 1  0 0 0 0  0 0 0 0  0 0 0 1  
0 0 0 0 0 1 0  0 0 0 0  0 0 0 0  0 0 1 0  
0 0 0 0 0 1 1  0 0 0 0  0 0 0 0  0 0 1 1  
0 0 0 0 1 0 0  0 0 0 0  0 0 0 0  0 1 0 0  
0 0 0 0 1 0 1  0 0 0 0  0 0 0 0  0 1 0 1  
0 0 0 0 1 1 0  0 0 0 0  0 0 0 0  0 1 1 0  
0 0 0 0 1 1 1  0 0 0 0  0 0 0 0  0 1 1 1  
0 0 0 1 0 0 0  0 0 0 0  0 0 0 0  1 0 0 0  
0 0 0 1 0 0 1  0 0 0 0  0 0 0 0  1 0 0 1  
0 0 0 1 0 1 0  0 0 0 0  0 0 0 1  0 0 0 0  
0 0 0 1 0 1 1  0 0 0 0  0 0 0 1  0 0 0 1  
0 0 0 1 1 0 0  0 0 0 0  0 0 0 1  0 0 1 0  
19 
20 
21 
0 0 1 0 0 1 1  
0 0 1 0 1 0 0  
0 0 1 0 1 0 1  
0 0 0 0  0 0 0 1  1 0 0 1  
0 0 0 0  0 0 1 0  0 0 0 0  
0 0 0 0  0 0 1 0  0 0 0 1  
98 
99 
100 
I01 
102 
Signal 
Carry from 
Next Lower Bit 
Carry to 
Next Higher 
Bit  
Figure 5. Binary-to-Binary Coded Decimal Converter 
1 1 0 0 0 1 0  0 0 0 0  1 0 0 1  1 0 0 0  
1 1 0 0 0 1 1  0 0 0 0  1 0 0 1  1 0 0 1  
1 1 0 0 1 0 0  0 0 0 1  0 0 0 0  0 0 0 0  
1 1 0 0 1 0 1  0 0 0 1  0 0 0 0  0 0 0 1  
1 1 0 0 1 1 0  0 0 0 1  0 0 0 0  0 0 1 0  
v3 w3 *3 3 v2 w2 x2 y2 v1 w1 x1 y1 c7 c c c c3 c2 c1 6 5 4  
8 
Display Decoder Logic 
The decoder logic transforms the binary information into corresponding sig- 
nals to  the readout. The readout consists of an a r r ay  of readout modules. The 
display of decimal digits is accomplished by admitting pneumatic signals to  the 
individual sections of the display as shown in  Figure 6 .  To form the decimal 
digits, each display module is divided into seven circuits labelled A through G 
(Figure 7). Table 111 shows the relationship between the displayed number, the 
binary four bit information from the computer, and the sections of the display 
panel which a re  to be activated to  create the corresponding decimal number; a 
fluidic logic circuit wi l l  be used to convert this information. 
Figure 6. Display of Decimal Digits 
E 
, 
0 
0 
C 
OF 
Figure 7. Indicator Matrix 
9 
Decimal 
No. to  be 
Displayed 
0 
1 
2 
3 
4 
5 
6 
7 
9 
a 
TABLE 111 
PANEL SECTION ACTIVATION 
Fr 
V 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
Bina 
n (  
W 
_. 
0 
0 
0 
0 
1 
1 
1 
1 
0 
0 
- 
T Info 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
iter 
Y 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
Panel Sections 
A 
1 
0 
1 
1 
0 
1 
1 
1 
1 
1 
t -
B 
1 
0 
0 
0 
1 
1 
1 
0 
1 
1 
- 
be Acti -
C 
1 
1 
1 
1 
1 
0 
0 
1 
1 
1 
- 
- 
-
D 
0 
0 
1 
1 
1 
1 
1 
0 
1 
1 
- 
ated 
E 
-
1 
0 
1 
0 
0 
0 
1 
0 
1 
0 
- 
- 
F 
1 
1 
0 
1 
1 
1 
1 
1 
1 
1 
- 
- 
G 
1 
0 
1 
1 
0 
1 
1 
0 
1 
0 
- 
Display 
The numerical characters wil l  be displayed on a multibar indicator matrix as 
shown in Figure 7. Actually only seven indicators are required pe r  array.  In- 
dicator combinations varying in number from two to seven will  be used to create 
the arabic characters. For example, the character eight, when displayed, re- 
quires all seven indicator positions to be activated. 
Pneumatic Power Supply 
Power consumption of the fluidic decoder and display device is an important 
consideration since it is one of the limiting factors in spacecraft design. Since 
the energy available in the gases carried by the spacecraft ordinarily is ex- 
pended in an irreversible throttling process such as through regulators, the 
power for a fluidic display device can be considered free. The gas supply used 
by the fluidic display system wil l  be returned to  other parts of the pneumatic 
system. 
Power Turndown System 
The function of the power turndown system is to conserve the amount of gas 
used by the display and decoding circuits when these circuits are not in u s e  be- 
tween two subsequent readout commands. 
TECHNICAL DISCUSSION 
E lec tr 0- fluid Converter 
The function of the electro-fluid converter is to translate the incoming elec- 
t r ical  signals into pneumatic signals of sufficient power to  operate the fluidic 
logic elements in the remaining part of the decoder and display device. The 
available electrical signal is a 20V square wave of 15 ms duration. As  a design 
goal, the maximum load which can be driven with this signal wi l l  not require a 
current higher than 10 mA. The amount of pneumatic power required to  obtain 
switching flow f o r  the miniature fluidic elements is extremely small. A total 
electrical-to-pneumatic energy transfer efficiency of one percent generates 
enough pneumatic power to operate a fluidic element with the electrical signal 
available. These low energy requirements made it possible to consider several 
concepts of electro-fluid interface devices. The following concepts have been 
investigated, in order to obtain the optimum design for  this particular applica- 
tion: 
1 Thermal switching device - 
2 Permanent magnet flapper valve - 
3 Solenoid valve - 
4 Piezoelectric crystal  device. - 
Thermal Switching Device. - The type of thermal switching device considered 
uses  the electrical input to modulate the pneumatic control signal by heating the 
gas. This affects the gas density and, therefore, the flow and p res su re  of the - - 
incoming signal. Figure 8 shows schematic representation of two heater type 
thermal switching devices. One of the devices is connected to a bistable fluidic 
element. The second schematic shows the arrangement for  a monostable ele- 
ment input. 
The following relationship exists between the available input energy and the 
required output energy: 
Power required to  switch the fluidic element is 
P = Q A P ,  
where Q is required input flow and A P  is switching pressure; typically 
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Figure 8. Thermal Switching Devices 
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3 P = 0.9 in  /min x 0.5 ps i  
-4 
= 6.6 x 10 ft lb/s 
Switching time is approximately 100 fzs; therefore, the total energy required to  
switch the element is 
-4 f t  lb  10-4s E = 6.6 x 10 -
S 
(2) 
-8  = 6.6 x 10 ft lb 
The heat, which is generated by passing a current through a res is tor  or  filament 
located in the control orifice of an element, is transmitted into the control flow. 
This energy is available to  control the element switching function, providing 
sufficient efficiency can be obtained. 
The energy in the form of heat is: 
2 H = RI t joules 
2 
= 20 10 15 loo3 
= 300 x lom5 joules (3) 
Since 1 f t  lb = 1.355 joules, theoretically, with 100 percent efficiency, the re- 
quired amount of energy w a s  available to switch the element. 
Several thermal switching devices were investigated experimentally. Basi- 
cally, they all consisted of a resistance w i r e  suspended across  the control 
channel of a fluidic element. These w i r e s  w e r e  made of tungsten and were 
0.002 x 0.020 inch tungsten ribbon. In general, it w a s  found that the electrical 
power input required for a pneumatic power output sufficient to  cause switching 
was  excessively high. 
Electrical energy levels of 3 to  4 wat ts  were necessary to  obtain switching 
pressures  compatible with the input requirements of the fluidic elements. The 
thermal capacity of the surrounding hardware and the fluidic channel cannot be 
minimized sufficiently to obtain lower energy levels than 3 watts. Another 
problem with the thermal interface device is caused by the thermal inertia of 
the device and the inflowing gas. The observed response t ime of 15 seconds is 
quite long and is not compatible with the required once per second updating 
capability of the decoder and display device. 
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Further  work may conceivably reduce the response time to a lower level by 
using properly insulated materials for  channel wal ls  of the fluidic passages. 
However, using these dissimilar materials as an integrated package will 
cause manufacturing problems, and it is highly improbable that the response 
time of 15 seconds can be reduced to  fractions of a second as required. The 
experimental results eliminated this method as an acceptable solution to the 
interface problem. 
Permanent Magnet Flapper Valve. - Several switching devices working on 
the principle of the permanent magnet flapper valve w e r e  considered for  appli- 
cation to the electro-to-pneumatic interface for  the decoder and display. 
Figure 9 illustrates a magnetic flapper valve concept. The flapper valve 
consists basically of a nozzle (shown enlarged in the illustration) and a movable 
diaphragm. Diaphragm movement, caused by an electromagnetic force induced 
by a coil, results in a change in nozzle opening. An increase in nozzle opening 
decreases the impedance seen by the gas flow through the nozzle, which causes 
I/ output 
Input 
'c- 
Figure 9. Electromagnetic Flapper Valve 
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a drop in the pressure of the input signal. Figure 10 shows, schematically, the 
tes t  setup used for this investigation. Figure 11 shows the relationship of the 
input frequency of the electrical signal and the magnitude of the output pres -  
sure .  With this particular unit, peak performance was  obtained at frequencies 
below 250 Hz. However, operation at frequencies up to 1000 Hz is possible. 
Frequencies of typical output signals at 1000 and 500 Hz for a fluidic logic 
gate driven by the flapper valve a r e  shown in Figure 12, in which the t ime base 
w a s  1 ms/cm. The input signal to  the moving coil was  a 1 kc, 5V peak-to-peak 
sine wave (Figure 12a, upper  trace).  The output of the fluidic logic gate at this 
frequency is shown in the lower t race of the figure. Obviously sufficient pneu- 
matic power is generated t o  switch the fluidic logic gate and miniaturization 
of this unit could result in a device which can be used for this application. A 
drawback to this type of a device is the moving coil configuration which is sen- 
sitive to  adverse environmental conditions. 
The theory of the device is best developed by treating the electrical and 
mechanical circuits separately, then tying them together through the c ros s  
coupling terms.  Since the electric part of the device is an RLC circuit i ts  
differential equation can be written directly. However, a mechanical c ros s  
coupling te rm must be added to  make the system consistent; thus, 
where 
B =  
I - - 
- q  jwt  L q + R q + - + B 1  s = e  C 
magnetic flux 
length of moving coil 
driving electro motive force 
coil velocity 
electrical change 
Similarly, the mechanical equation is 
(4) 
where it is assumed that no mechanical force is applied and BI is the c ross  
coupling term.  The steady state solution is 
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Figure 12. Flapper Valve Input/Output Signals 
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12 + z l l  I E = Z  
0 = z22 s - Z12 I 
where  
Z l l  = impedance of electrical circuit 
Z22 = mechanical impedance 
Z12  = c ross  coupling impedance 
Solving for current and velocity from the above set  of simultaneous equations 
obtains : 
cI current E z22 I =  
z11z12 + z;2 
rl 
E z12 
S =  
z11z12 + z;2 
From these equations, the current is directly dependent upon the mechanical 
impedance of the device, and the velocity of the coil is directly dependent on 
the c ross  coupling impedance. 
The output characterist ics of the flapper valve is determined from 
3 
T X  A P  
= 6p I n  (r l /r2)  (9) 
where p is the fluid viscosity; A P  is the p res su re  drop across the orifice; r1 
is the hole radius; r 2  is the outer radius of the nozzle face; x is the flapper 
distance. The total force on the flapper can be approximated in the linear area 
by: 
The force imparted to  the plate will  be approximately twice that for  a sharp edge 
nozzle. However, it has been determined experimentally that this force will  have 
negligible effect on the performance of the flapper valve. 
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Efforts were made to  miniaturize the flapper valve and to  substitute a fixed 
coil and moving plate type design for the moving coil. The first of such a de- 
vice that w a s  tested, as shown in Figure 13, consists of a flapper oriented in 
front of a large vent port about which the electromagnet is wound. When the 
electromagnet is pulsed the flapper is drawn over the vent port, thus generating 
a pneumatic pulse. 
The dimensions of the valve tested are also given in Figure 13.  This size 
was  chosen for convenience, and f u t u r e  development would lead to  a much 
smaller  size. 
The maximum input voltage was three volts, and the valve input pressure 
was 1 pound per square inch. The rise in output pu l se  pressure was  0.35 psig 
and the maximum pulse p re s su re  was 0.45 psig. The lag time, as measured 
from the initiation of the electrical signal to the s ta r t  of the pressure pulse, 
was three milliseconds, which is acceptable. 
The power requirement for  the device w a s  somewhat high; however, this 
could easily be improved by using a greater number of turns of a finer w i r e  
for the coil and reducing the size. 
Further miniaturization was accomplished by building and testing an elec- 
tromechanical device which utilized a modified electrical relay specifically 
built for airborne application. Since power levels required to obtain suitable 
pneumatic signals are of the same order  of magnitude as the level required 
for  miniature airborne relay switches, advantages can be gained by use of a 
proven elect romec hanic a1 actuator de sign . 
By replacing the electrical switching part  of the relay with a pneumatic 
flapper valve all the proven performance characteristics of the relay such as 
reliability, shock and vibration resistance, are retained. These characterist ics 
would have to  be proven for  completely new developments. The power levels 
required to obtain switching and the operating time constants a r e  well within 
those set  as a guideline for this application. 
The interface device was  fabricated from a standard horizontally mounted 
(printed circuit board) "crystal-can"-size relay. One set  of contacts was re-  
moved and a tubing tee was  attached to  one of the pins formerly used to  support 
the contacts (see Figure 14). The glass bead attached to  the relay armature 
which originally w a s  used to  activate the contacts f i t  snugly in the inside dia- 
meter of the tubing in one leg of the tee. Supply p res su re  was  applied to another 
leg of the tee and a pressure gauge to  the remaining leg. With a supply pres- 
s u r e  of 1.0 psig, a 0.6 psi  differential was obtained upon application of power 
to  the coil. Step function and frequency response tes t s  w e r e  then run with the. 
results obtained as shown in Figure 15. Although designed for a nominal coil 
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Figure 13 .  Fluidic Pulse Valve for Input Interface 
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Figure 15. Interface Response Test Data 
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voltage of 26.5 Vdc, reliable operation could be obtained with coil voltages as 
low as 14 volts. Since the coil resistance is approximately 575!2, operation at 
14 volts produced a current of NN 25 mA. The proven high reliability of this re- 
lay mechanism could be retained in this interface when the power consumption 
is reduced and power consumption could be reduced substantially if the coil 
resistance were increased. Similar relays with coil resistance approximately 
200m would drop coil current to  10 mA at 20 volts. A possible drawback is the 
life of the glass bead seating against the end of the b ra s s  tube. A solution to 
this would be to make the tube of hard teflon o r  other high quality piastic which 
would reduce w e a r  on the glass bead and provide a better seal as well. 
Solenoid Valve. - Another candidate for an electromechanical interface de- 
vice is illustrated in Figure 16. A commercially available miniature solenoid 
actuator is used to obtain an electromechanical bleedoff valve. The particular 
solenoid actuator w a s  obtained from Electromechanisms, Incorporated. Dimen- 
sions and operating characteristics are shown in Figure 17. This sblenoid 
Vent <-/ 
output - e  / /  '7 
/ 
Input 
Figure 16. Solenoid Interface 
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SPECIFICATIONS 
- A  .180 
B ,403 
C ,145 
MAX. STROKE %- 
WATTS (at nominal voltage) 1.5 
WEIGHT (oz.) .05 
MOUNTING HOLES - Root Dia. for Std. Taps 
#O ,046 D. 
243ack 
STD. LENGTH PUSH ROD -From frame,rigid cod models 1 I S  
NOMINAL VOLTAGE 2 X NOMINAL VOLTAGE 4 X NOMINAL VOLTAGE 
6% DUTY 100% DUTY 25% DUTY 20 Sac. 
02 .  FORCE 02. FORCE [ Max.  1 OZ. FORCE [E'] 
WITH PLUNGER AT- WITH PLUNGER AT- WITH PLUNGER AT- 
Figure 17. Miniature Solenoid 
actuator can be incorporated into an electromechanical valve suitable for appli- 
cation to miniature fluidic circuits as shown in Figure 1 8 .  The solenoid actua- 
tion mechanism works like a four-way valve design. When the solenoid is not 
actuated as &own in Figure 18, the gas supply is connected to the X outlet 
ports. The X signal ports are connected to atmospheric pressure.  
Actuation of the solenoid results in  the plunger moving upwards thus bringing 
the two closing discs into the position shown by phantom lines in the illustration. 
Now the supply pressure is connected to the x signal port and the X signal port 
is vented . 
The advantage of this design is the compatibility with fluidic integrated cir-  
cuits as presently produced at Martin Marietta Corporation. 
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Figure 18. Etched Solenoid Valve 
The main assembly of the solenoid valve can be etched into metal planes 
and bonded in one assembly with the fluidic circuits, which a re  produced in 
the same manner using etching and bonding techniques described elsewhere 
in this  report. 
Piezoelectric Crystal Devices. - Piezoelectric crystal  devices were con- 
sidered as a possible electro-fluid converter. One of the concepts considered 
is a crystal  operated poppet valve. Figure 19 shows the piezoelectric crystal  
type poppet valve. The device works as follows: p re s su re  is applied to pres- 
su re  port P1; upon excitation of the  crystal, the piezoelectric action opens the 
poppet valve and admits the pressure to  port Pz, which is connected to the 
fluidic element. The following equations describe the expected motion of the 
device: 
For longitudinal low frequency excitation of piezoelectric crystals the 
elongation and force are, respectively, 
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1 
Figure 19. Piezoelectric Crystal  
v1 A l = d  - 31 t 
v w  
3 1 E  F = d  
s22 
Type Poppett Valve 
where d31 = piezoelectric constant relating s t ra in  to the applied electric field, 
the electric displacement, and the dielectric constant. 
V = applied potential; 
1, t, and w = the crystal  length, thickness, and width, respectively; and 
= elastic compliance. E s2 2 
The above equations also apply to rectangular devices working in longitudinal 
elongation. 
For  the longitudinal type plunger valve, applying Equation (1 l ) ,  the displace- 
ment for Glennite HST-41 with a 20 volt signal, for example, would be 
1 
3 1  A l = V t  d 
12 meter 
volt 140 x 10- 
- 0.1 meter 
- 2ov 0.001 meter 
(13) -2 = 0.28 x 10 cm. 
Theoretically, while marginal, this is sufficient displacement to  actuate a valve 
to drive a standard 4 mil fluidic element. However, problems ar i se  when 
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reasonable constraints are placed on the size of the interface device. The 
initial efforts were arbitrari ly restricted to an overall size of 1.25 x 1 x 0.5 
inch. It is felt that l a rger  units are not compatible with the miniature fluidic 
logic modules. Since the small  unit size precludes the use  of transformers,  
the input signal voltage level is 1OV. As the piezoelectric displacement is 
directly proportional to the available voltage, only minute dimensional changes 
can be obtained. The problem is complicated by the fact that a heat source is 
necessary to  operate the thermochromic display unit. The elongation of the 
interface parts due to  thermal expansion over the required temperature range 
is of the same order  of magnitude as the expected piezoelectric displacement. 
For these reasons the investigation of piezoelectric interfaces w a s  restricted 
la te r  on in the program to the use  of bimorph type piezoelectric devices which 
give considerably more displacement for reasonable electrical inputs. 
Figure 2 0  depicts the bimorph flapper valve concept. 
With a constant p re s su re  Ps applied to  the flapper valve a signal A P  will  appear 
at the output when an electrical signal is applied to  the element. The displace- 
ment for se r ies  connection is given by 
0.1 2 l0OV (- ) 12 meters 0.001 = 2 x 140 x 10- volt 
= 2.80 x cm 
This value can be doubled when a parallel connection is used. 
The signal A P  is determined from 
where  
v =  
r =  1 
r =  2 
6,u In( r 2 /qq 
3 A P  = 
X 
viscosity of fluid 
inner diameter of face 
outer diameter of face 
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Figure 21. Flapper Valve Schematic 
q = flow, cc/min 
x = flapper displacement 
The analysis indicates that a displacement of 2.80 x loo2 cm could be ob- 
tained, theoretically, with a 100 volt signal across  a crystal  0.1 meter  in length 
and 0.001 meter  thick. 
a pneumatic signal powerful enough to switch a miniature fluidic gate. 
This displacement is theoretically sufficient to obtain 
28 
Piezoelectric crystals w e r e  obtained from the Piezoelectric Division of the 
Clevite Corporation in Beford, Ohio. These bimorph crystals are made from a 
material designated PZT5B which is a combination of lead zirconate-lead 
titanate ceramics.  The crystals measure 1.25 inch long by 0.25 inch wide and 
have a cross-section 0.024 inch thick. The Clevite part number for these 
crystals is 60359. 
Bimorph piezoelectric crystals consist of two crystal  plates secured together 
in such a manner that the applied voltage causes the two plates to  deform in 
opposite directions, resulting in a twisting o r  bending action. 
Since the crystals a r e  of the bimorph type they a r e  used in a flapper valve 
type configuration, as shown schematically in Figure 2 1. In this configuration 
the supply flow enters a cavity which has two outlets. One outlet is connected 
to  the control port of a miniature fluidic element; the second outlet port is 
formed by the piezoelectric crystal  which covers a nozzle. Movement of the 
flapper in  the direction indicated in  Figure 2 1  wi l l  change the nozzle opening 
and the impedance seen by the nozzle output flow. This change in impedance 
wil l  change the p r e s s u r e  inside the cavity which is also the pressure seen by 
the control port of the fluidic logic element. 
Obviously, the efficiency of the flapper valve wi l l  diminish when the nozzle 
itself, rather than the flapper, restricts the output flow from the cavity. 
Thus 
where: 
= flapper valve a rea  in inches *F 
AN = nozzle c ros s  sectional a rea  in inches 
A = nd.h 
F 3 
where: 
d 
h 
= nozzle diameter in inches 
= distance from tip of nozzle to flapper 
j 
2 
- ‘gj 
AN 4 (18) 
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Substitution of (17) and (18) into Equation (16) 
2 
a d . h <  ad j  
J -  4
h <  1/4 d.  o r  h = 1/4 d 
J m ax j 
Fo r  optimum impedance matching, the average flapper valve impedance should 
be equal to the impedance associated with the fluidic element. Since both the 
fluidic element control port and the flapper valve have the same inlet p re s su re ,  
the impedances of these orifices are proportional to the orifice area, thus 
where 
= average flapper valve area in inches A~~ 
AC = control port area of fluidic element. 
Assuming that for the flapper valve the average orifice area is equal to 
one-half the maximum area 
AFA = 1/2 A F max 
= 1/2 7rd.h (21) F max J max .’. AC = 1/2 A 
2 The control port area of a standard miniature fluidic element is 36 x loB6 in , 
thus, 
a 2  -d = 36 x l o w 6  
8 j  
-3 d = 9.6 x 10 inch 
j 
Impedance considerations also govern the supply orifice area selection. A 
good match may be obtained by making the supply orifice area equal to  the ele- 
ment control port area. 
a 2  A =-d = 36 x lom6  
s 4 s  
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where 
A = supply orifice area in square inches 
S 
Electrical Part Mechanical Pa r t  
of Circuit of Circuit 
c 
d 
d = 7 x inch. 
= supply orifice diameter in inches 
S 
S 
The expected displacement of the piezoelectric flapper can be calculated by 
considering the equivalent circuit as shown in Figure 22. This illustration 
depicts the coupling obtained between the electrical and mechanical parameters 
which govern the action of the device. The following units a r e  used in the equiv- 
alent circuit: 
C = capacitance in farads e 
N 
C 
= electromechanical gain in coulombs per  meter 
= mechanical compliance in meters per ton m 
M = effective mass in kg. 
C 
---2 
M 
For parallel operation of the crystal structure the crystals used for  the inter- 
face (PZT5B) exhibit the following properties: 
LW 
e T -  C = 2000 -pF 
L 
WT N = 0.3 -meters/coulomb 
3 
C = 2.8 x 10 - met ers/newton 
WT3 
(25) 
-9 L 
m 
M = 0.033 L W T  kg. 
L, W, and T are crystal  length, width and thickness, in inches. 
F o r  a device driven at nonresonant frequencies with negligible load, the 
displacement is 
Ah = QN. 
where 
Q = charge 
Q = VC e 
V = potential in volts 
F o r  a 20 volt signal on the experimental crystals 
=w - -7 
Q = 20 C = 20 x 2000- - 4 x 10 coulombs e T 
L 
WT N = 0.3 -= 24 meters/coulomb 
Ah = 24 x 4 x lom7 = 100 x lom7 meters (0.0004 inch) 
The change in  orifice area of the flapper valve obtained with this 
ment is 
2 TAhd. = T x 4 x l o w 4  x 9.6 x = 135 x lom7 inch . 
J 
displace - 
(28) 
This amounts to  approximately 16 percent of the average flapper orifice area, 
which is sufficient to  obtain a pressure change in the cavity t o  switch the fluidic 
element. 
Figure 23 shows schematically the design of the first experimental piezo- 
electric interface device built. A base plate provided the gas supply and output 
ports. The nozzle w a s  etched from copper laminates. The etching process was 
chosen for  fabrication of the nozzle because of the ease of manufacturing small, 
close tolerance, orifices. The piezoelectric crystal was clamped onto the base 
Adjustment Screw 
Piezoelectric 
C r yst a1 
/ Nozzle 
J Electrical Contacts 
To Fluidic Element 
Figure 23.  Schematic of E to F Interface 
and positioned at approximately the required distance from the nozzle with a 
spacer.  The final adjustment of this distance was done with an adjustment 
screw. 
Figure 24 shows test results obtained with the device. P res su re  changes in  
the cavity feeding the fluidic element control port were of sufficient magnitude 
to  switch the fluidic element when a 25 volt ac signal was imposed upon the 
c r ys t a1 . 
Figure 24 shows the electrical input wave form and the pneumatic output sig- 
nal wave form at various frequencies. The highest frequency at which the de- 
vice was tested was 1200 Hz for  two reasons: 
1 The particular low frequency signal generator used in the test was at the 
end of its range and, 
- 
2 Higher frequencies will certainly not be seen in this p a r t i c u l a r  applica- 
tion. In fact, satisfactory performance at frequencies up  to  about 50 Hz 
will suffice. 
- 
The design goal for the electro-to-fluid interface was to  obtain a pneumatic 
output of sufficient magnitude to switch a fluidic element with a 20  volt signal 
of 15 msec duration. Since the f i rs t  unit performed satisfactorily only with 
signal levels higher than 25 volts, a more efficient design w a s  necessary. 
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Obviously, the amount of flexure obtainable with the design shown in Figure 
2 3  is limited by the position of the adjustment screw.  In the design shown, the 
s c r e w  limits the effective length of the piezoelectric crystals. The bending 
action will  take place with the adjustment s c r e w  as a pivot point. A more ef- 
fective design is shown in Figure 25. In this device, the nozzle is par t  of a 
flexible s t r ip  of metal. The metal s t r ip  has  an internal channel which forms 
the cavity used in the previous design. The adjustment s c r e w  now regulates 
the position of the nozzle with respect to the flapper. This way, the maximum 
usable length of the piezoelectric flapper is utilized. 
Electrical 
Leads 
Piezoelectric Crystal  
/ 
Base 
* \  
Output Supply 
\ 
Adjustment Screw 
Figure 25. Design of E to F Interface 
Test results obtained with this device a re  shown in  Figure 26, which shows 
response at frequencies up t o  300 Hz to an input sine wave. The input signal 
was 20 volts peak-to-peak. The output signal w a s  measured with a p re s su re  
transducer. Figure 27 is a plot of signal attenuation and phase shifts versus 
frequency obtained from the test data shown in  Figure 26.  The response curve 
shows a typical first order break at around 16 Hz. Subsequent testing of the 
p r e s s u r e  transducer together with pneumatic lines used to connect the output 
of the interface device with this transducer indicates that the f i r s t  order break 
is caused by the transducer setup and not by the interface device. When the 
effects of the pressure transducer response a r e  eliminated from Figure 27, the 
curve representing the response of the electro-to-fluid interface is flat to at 
least  300 Hz. 
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Tests performed to obtain information on the minimum driving voltage which 
still generates a powerful enough signal to  drive a miniature fluidic element 
indicate that a 15V signal is sufficient. This is we l l  within the limits of 20V set 
as a design goal. Of the two units actually built according to the new design, 
one unit actually w a s  capable of driving a fluidic element with a 10 volt signal. 
The second unit did not generate sufficient power at 15 volts, due to a possible 
difference in crystal  s t r u c t u r e s  (the experimental crystals were obtained as 
samples) or  a difference in orifice sizes of the nozzles, which may account for  
some mismatch in impedance. 
The experimental test set up is illustrated in Figure 28. This illustration 
shows the  crystal-type interface and a fluidic element connected with a hose 
connection. Test  results are recorded in Figures 26 and 27. 
A compact integrated circuit electro-to-fluid interface device w a s  built in 
order  to eliminate the hose connections between the crystal-type interface 
flapper valve and the fluidic amplifier. This integrated device is shown in 
Figure 29.  Care  w a s  taken to maintain the identical fluidic element configura- 
tion in  both the nonintegrated and the integrated package. 
Figure 28. Experimental Crystal 
Interface 
Figure 29. Integrated Interface Test 
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Test results obtained with the integrated designs indicated that somewhat 
higher input signal levels were required to operate the device. Reliable opera- 
tion could only be obtained with voltage levels of approximately 50 volts coupled 
with careful selection of the fluidic elements driver by the electro-to-fluid 
interfaces. The difference in operating level is believed to  be caused by pneu- 
matic resonance of the signals which enhance the signal strength in the non- 
integrated package. 
Attempts to  obtain the same resonance signal amplification in the integrated 
package failed. Due to the fact that the resonant lines when built into the inte- 
grated package will  have more pneumatic resistance (affected by the smaller  
size), the signal amplification obtained through the resonance phenomena is 
nullified by the added resistance to  be overcome. 
Two possible solutions for the reduction of the necessary electrical input 
signal levels are: 
1 Increase the sensitivity of the fluidic elements. - 
2 Increase the size of the bimorph piezoelectric crystal. - 
Fluidic elements with higher sensitivities than those obtained with standard 
Martin Marietta 0.004 inch elements a re  presently under investigation. How- 
ever, no firm results can be reported at this date since the investigation of 
the high sensitivity elements a re  not completed as yet. 
The second solution required crystals of approximately 2 inches in length 
for signal levels of 20 volts. A two inch long crystal  is too large for this 
application and consequently will  not be considered as a suitable unit at this 
time. 
Decoder Logic Modules 
- The decoder logic module transforms the binary informa- Logic Design. 
tion into corresponding signals to  the readout. 
The readout, the signal processing, and the relationships between the dis- 
played number, the binary four bit information from the computer, and the 
sections of the display panel are described in Section I1 of this report. 
A fluidic logic circuit converts this information. From Table 111, in Sec- 
tion 11, the Boolean relationships of the computer information and the panel 
activation are established. For example, panel section A will  be activated 
when the numbers 0, 2, 3, 5, 6, 7, 8, and 9 are displayed. The Boolean expres- 
sion for  A is: 
4 1  
---- -- - -- - -  
A = V W X Y  + V W X Y  + V W X Y  + V W X Y  
- --- -- - - 
+ V X Y Z  + V X Y Z  + V X Y Z  + V W X Y  
1 1  where V represents a one o r  is a zero in this channel. 
Considerable redundancy is still present in this expression. Eliminating these 
redundancies through conventional methods of logic design will  result in the 
minimum expression: 
on" signal in bit V and 
c- 
A =  X + V + W Y  + W Y  
The following expressions are similarly obtained for the remaining parts 
of the display unit: 
-- 
B = X Y + V  + W X + W Y  -- c = w  + X Y + X Y  
D = V  + W x + X Y + % X  -- 
E = W Y+ xu 
F = X  + W  + Y  
-- - 
G = W Y + W X + X Y  + W X Y  
Figure 30 shows a possible logic implementation of the display logic module. 
The binary input signals V W X and Y activate logic gates of the display logic 
module. The output gates A through G provide the signals to the panel section 
of the display modules to be activated. The logic functions in the decoder logic 
module are performed by fluidic OR-NOR logic elements. Figure 10 shows a 
typical NOR logic element. 
When an input signal appears at the control port, the NOR output is off and 
is denoted by a zero (0). When the input signal is removed from the control 
port, the NOR output is on and denoted by a one (1). 
The OR output in our application of the gate is not used and is therefore 
vented to atmosphere. The NOR output signal is used exclusively throughout 
the display logic module. A more reliable performance can be obtained this 
way. 
During an investigation of the performance of a prototype of the actual logic 
elements t o  be used in  the logic module it became obvious that the logic gates 
could reliably be used at lower input power levels, providing that certain multi- 
ple type fan-out circuitry could be avoided. In order  to  capitalize on this pos- 
sibility of using lower supply pressures  for the logic module, and thus reducing 
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the amount of pneumatic power necessary to  drive the decoder, the logic de- 
sign w a s  revised to eliminate these multiple fan-out circuits. The revised 
logic diagram is shown in Figure 11. Each gate i n  the logic diagram has been 
assigned a number, 1 through 78, and the output gates to  the panel sections are 
lettered A through G. 
Table IV shows the Boolean representation of the input signal to  each of the 
logic gates shown in Figure 31. The logic diagram shown in Figure 31 has been 
checked out by means of a "truth" table (Table V). The table shows the output 
state of each logic gate in  the  logic diagram for  each of the 16  possible com- 
binations of inputs. Several of the inputs wi l l  not be used since out of the 16  
possible input combinations only 10 combinations (0 through 9) a r e  meaningful. 
The demonstration model which will  decode the binary information into an 
octal display will  u s e  the numbers 0 through 7 only. However, the logic design 
has been executed with binary to octal as w e l l  as binary to decimal decoding in  
mind. If so desired at a la ter  date the complete decoder logic module as 
presently designed can be used for  both decoding schemes. 
Logic Element Specifications. - The logic modules, of which five a r e  required 
for  the display model, a r e  shown schematically in Figure 31. Each contains 85 
logic gates. The display logic module was built as a laminar construction, in 
alternate layers  of laminates containing logic elements and laminates contain- 
ing the interconnecting channels. 
A test program w a s  conducted to  determine the performance characteristics 
of the logic gates. These performance tes ts  show fan-in and fan-out capabilities 
of the individual gates. Performance characteristics a re  shown in Figure 32. 
This figure illustrates the relationship between output flow and output 
pressure from a logic gate and input p re s su re  and input flow into the control 
port of the logic gate. The switching zone denotes the l imits of the control 
signal pressure at which the logic gate switches from one state to  the other. 
Figure 33 shows the relationship of back pressure and flow into a logic gate 
when the gate is turned off, Figure 34 shows the various possibilities of logic 
gate interaction which can be found in the logic diagram, Figure 31. Figure 32 
shows the matching of the flow and p res su re  from the output port of one logic 
gate into the control port of another gate. This hookup is schematically shown 
in Figure 34a. The point where the two curves c ros s  in Figure 32 is the opera- 
ting point of this particular hookup, since at that point the p res su re  output from 
one gate equals the input from the next gate and also the output flow from one 
gate is equal to  the input flow into the next gate. Obviously, the p r e s s u r e  found 
at the  crossover point should be higher than the switching zone p r e s s u r e  in 
order  to  ensure that proper switching of the downstream gate is accomplished. 
Similarly, Figure 35 shows the matching of the circuit shown in Figure 34b. 
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TABLE IV 
A -- X + V + W Y + W Y  
- X Y + V + W f T + W ? ; ;  -- B 
C W + X Y + X Y  
D v + w z  + XfT +WX 
BOOLEAN REPRESENTATION OF INPUT SIGNALS 
-- 
E - W Y + X Y  
X + W + Y  F -- 
G W Y + T X + X T + W Z Y  
Gate 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
1% 
19 
20 
2 1  
22 
23 
2 4  
25 
26 
output 
Signal 
- 
W 
W 
W 
W 
W 
W 
W 
W 
W 
Y 
Y 
Y 
Y 
Y 
Y 
Y 
Y 
' Y  
Y 
Y 
V 
V 
V 
V 
V 
V 
-
-
-
-
- 
- 
- 
- 
-
-
- 
- 
Gate 
27 
28 
29 
30 
3 1  
32 
33 
34  
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
46 
47 
48 
49 
50 
5 1  
52 
-I-- 
Gate I 
ou t  put 
Signal 
- 
X 
X 
X 
X 
X 
x v  
x + v  
W Y  
- 
- 
-- 
- 
- W - k  
-- W +Y 
W X Y V  --- 
W + Y  
W X Y V  
w v  
X Y  
-- 
-- w + v  
w x Y V + X  YV 
X + Y  
W +Y 
W Y Z  
W X T  
- - W X V + Y ? ? Y V  
X Y  
W Y  
- 
- 
-- 
V X  
w x  
output 
Gate 
Signal I Gate I 
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54  
55 
56 
57 
5% 
59 
60  
6 1  
62 
63 
6 4  . 
65 
66 
67 
68 
69 
70  
7 1  
72  
73 
7 4  
75 
76 
77 
7% 
 
output 
Signal - -  
w + x  - 
Y V  
V + X  
Y + V  
- 
--- 
W X V + T X Y T  
W X Y T  
W X  
W X  
W +?i 
X W T  
GU 
X 
w + x  
W X  
- 
- 
X Y  -
-- W X + Y  
W X Y + W X Y  -- 
- W X Y  
X 
- x + v  
W +x 
- W +x 
w x  
X 
X 
X 
- 
output 
Signal 
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(r 
(1 
c 
- n- 
0 
bl) 
.r( 
3 
Binary Input 
W X Y  V 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
14 
16 
* 15 
Logic Gate Number Corresponding to Logic Diagram 
1 2  3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5  
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
0 0 0 0  
0 0 0 1  
0 0 1 0  
0 0 1 1  
0 1 0 0  
0 1 0 1  
0 1 1 0  
0 1 1 1  
1 0 0 0  
1 0 0 1  
1 0 1 0  
1 0 1 1  
1 1 0 0  
1 1 0 1  
1 1 1 0  
1 1 1 1  
1 0 1 0 1 0 1 0 1 1 0 1 0 1 0  
1 0 1 0 1 0 1 0 1 1 0 1 0 1 0  
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1  
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1  
1 0 1 0 1 0 1 0 1 1 0 1 0 1 0  
1 0 1 0 1 0 1 0 1 1 0 1 0 1 0  
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1  
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1  
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0  
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0  
0 1 0 1 0 1 0 1 0 0 1 0 1 0 1  
0 1 0 1 0 1 0 1 0 0 1 0 1 0 1  
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0  
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0  
0 1 0 1 0 1 0 1 0 0 1 0 1 0 1  
0 1 0 1 0 1 0 1 0 0 1 0 1 0 1  
116 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 I 
1 0 1 0  
1 0 1 0  
0 1 0 1  
0 1 0 1  
1 0 1 0  
1 0 1 0  
0 1 0 1  
0 1 0 1  
1 0 1 0  
1 0 1 0  
0 1 0 1  
0 1 0 1  
1 0 1 0  
1 0 1 0  
0 1 0 1  
0 1 0 1  
1 1 0 0 1 0 0 1 0 1 0 1 1 0 0 0  
1 0 1 1 0 1 1 1 0 1 0 1 0 1 0 0  
0 1 0 0 1 0 0 1 0 1 0 1 1 0 1 0  
0 0 1 1 0 1 1 1 0 1 0 1 0 1 1 0  
1 1 0 0 1 0 0 0 1 0 1 0 0 1 0 0  
1 0 1 1 0 1 1 0 1 0 1 0 0 1 0 0  
0 1 0 0 1 0 0 0 1 0 1 0 0 1 1 0  
0 0 1 1 0 1 1 0 1 0 1 0 0 1 1 0  
1 1 0 0 1 0 0 1 0 1 0 1 1 0 0 1  
1 0 1 1 0 1 1 1 0 1 0 1 0 1 0 1  
0 1 0 0 1 0 0 1 0 1 0 1 1 0 0 0  
0 0 1 1 0 1 1 1 0 1 0 1 0 1 0 0  
1 1 0 0 1 0 0 0 1 0 1 0 0 1 0 1  
1 0 1 1 0 1 1 0 1 0 1 0 0 1 0 1  
0 1 0 0 1 0 0 0 1 0 1 0 0 1 0 0  
0 0 1 1 0 1 1 0 1 0 1 0 0 1 0 0  
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TABLE V (Cont) 
I Binary Input I Logic Gate Number Corresponding to  Logic Diagram 
10 
12 
13 
15 
16 
10 
1 1 0  
16 
I W  X Y V I 1  2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5  
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 
1 1 1 0 0 1 0 1 0 0 0 1 0 1 0 0 1 0 1 0 0  
2 1 1 0 0 0 1 1 0 0 0 1 0 1 0 0 0 0 1 0 1  
3 1 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 1 0  
4 1 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1  
5 1 1 0 0 1 0 0 1 0 0 1 0 1 0 0 0 0 1 0 1  
6 1 1 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1  
7 1 0 0 0 1 0 0 1 1 1 0 0 1 0 0 0 0 1 1 1  
8 1 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1 0 1  
9 0 1 0 1 0 1 1 0 0 0 1 0 1 0 0 1 0 1 0 0  
0 1 0  0 0 1 1 0  0 0 1 0 1 0  0 0 0 1 0 1  
1 1 1 1 0 0 0 1 0 0 0 0 1 1 0 1 0 1 0 1 1 0  
1 1 0  0 0 1 0  0 0 0 1 1 0 1 0  0 0 1 0 1  
0 1 0  0 0 1 0  0 0 0 1 0 1 0 1 0 1 0  0 1  
1 4 0 1 0 0 0 1 0 0 0 0 1 0 1 0 1 0 1 0 0 1  
1 1 0  0 0 1 0  0 1 1 0  1 0  0 0 0  1 0 1 1  
1 1 0  0 0 1 0  0 0 1 0  1 0  0 0 0 1 0  0 1 
56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 
1 1 1 0 0 0 0 1 0 1 , 0 0 0 1 0 0 1 0 3 . 1 0  
2 1 0 0 0 0 0 1 0 1 0 0 0 1 0 0 1 1 1 1 0  
3 0 1 0 0 0 0 1 0 1 0 1 0 0 1 0 1 0 1 1 0  
4 1 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 1 0  
6 1 0 0 0 1 0 1 1 0 1 0 0 1 0 0 0 1 1 0 1  
7 0 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1  
8 1 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1  
9 1 0 0 1 0 1 0 0 1 0 0 0 1 0 1 1 0 1 1 0  
1 0  0 1 0 1 0  0 1 0  0 0 1 0 1 1 1 1 1 0  
0 0 1 0 1 0  0 1 0  0 0 1 0  0 1 0 1 1 0  
1 2 1 0 0 1 0 1 0 0 1 0 0 0 1 0 0 1 1 1 1 0  
1 3 1 0 0 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0  
1 4 1 0  0 0 1 0 1 0 1 0 0  0 1 0 0 0 1 0 1 0  
1 5 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0  
1 0  0 0 1 0 1 0 1 0  0 1 0  1 0  0 1 0 1 0  
5 1 0 0 0 1 0 1 1 0 1 0 0 1 0 0 0 1 1 0 1  
76 77 78 A B C D E F G  
1 0 1 0  1 1 1 0 1 1 1  
2 0 1 0  1 1 1 1 1 1 1  
3 0 1 0  0 0 1 0 0 1 0  
4 0 1 0  1 1 1 1 0 1 0  
5 1 0 1  1 0 1 1 1 0 1  
6 1 0 1  1 1 1 1 1 0 1  
7 1 0 1  1 0 1 1 0 1 1  
8 1 0 1  1 1 1 1 0 1 1  
9 0 1 0  0 1 1 1 0 1 0  
1 0 0 1 0  1 1 1 1 0 1 0  
1 1 0 1 0  1 1 0 1 0 1 1  
1 2 0 1 0  1 1 0 1 0 1 1  
1 3 1 0 1  1 1 0 1 1 1 1  
1 4 1 0 1  1 1 @ 1 1 1 1  
1 5 1 0 1  1 0 1 0 0 1 0 '  
1 6 1 0 1  1 1 1 1 0 1 0  
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Figure 34. Logic Gate Circuitry 
The input curve is obtained by multiplying all values of the input curve of Figure 
32 by a factor of two. The output curve is identical to the curve shown in Figure 
32. By adding the input flow pressure curve from Figure 35 to the back pres- 
su re  curve of Figure 33, the circuit requirements for  the circuit shown in 
Figure 34c can be investigated, as shown in  Figure 36. Similarly, Figure 37 
shows the matching of the circuitry of Figure 34d. All possible combinations 
shown have a crossover pressure higher than the maximum switching pres-  
sure ,  thus ensuring proper working of the circuit. 
51 
52 
53 
B3 Y X W v B4 
5 3  
c 3  p9 
0 0 0 
v3 ' 8  
0 0 
p7 '6 p5 
0 0 0 
O3 
0 
p2 
0 
0 
C B 
54 
0 0 
9, 
V I  
0 
5 
I 
O .  
A 
Figure 37. Element Plane Configuration 
Circuit Layout. - Figure 37 is a representation of the actual element plane 
configuration. The actual element planes used for  the decoder logic module 
a re  approximately one-fifth the size shown in Figure 38. Supply, control and 
output channels are indicated. The module built out of alternate layers of ele- 
ment planes and signal transfer planes can be held together with four small  
bolts o r  can be bonded together with a diffusion type bonding process. The hole 
pattern shown in  Figure 18 serves  to ca r ry  signals from elements situated on 
other planes on either side of the plane shown. If 85 gates are used to imple- 
ment one decoder logic module, 43 element planes wi l l  be needed to complete 
the  logic design. Together with 50 transfer planes for  signal transfer and 
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Figure 38. Decoder Submodules 
special planes to  vent the appropriate signal ports the total thickness of the 
logic package will  be approximately 0.50 inches thick. The logic gate density 
of the decoder logic module is approximately 200 gates per cubic inch. This 
density is not the ultimate obtainable density. However, since the dimensions 
of each complete module a re  only 0.50 x 1.25 x 0.95 inches no further efforts 
were  made towards miniaturization. 
The following functions are associated with the hole pattern as shown in 
Figure 37: 
1 A through G - output signals to display module - 
2 B1 through B - bolt hole used in assembly - 4 
3 C1 through C4 - control signals to  logic gates - 
55 
4 O1 through O4 - output signals from logic gates 
5 P1 through P12 - transfer holes carrying signals from adjacent planes - 
6 S1 through S4 - supply to logic gates 
7 
8 
V through Y - input signals from register 
V1 through V4 - vent channels to  ambient environment 
- 
- 
In the logic module assembly the element planes are alternately used as 
shown in Figure 37 and rotated 180 degrees around one of the major axes of the 
element plane. In other words, when an element plane in the assembly is used 
in the configuration shown, i.e., when gates a r e  present in the No. 2 and No. 4 
position, the next element plane in the logic module assembly will  have the ele- 
ments located in the No. 1 and No. 3 position. 
Assembly and Test. - In order  to  obtain simpler production, assembly, and 
testing procedures, the logic design was  first  broken down into seven sections 
as shown in Figure 38. These sections corresponded to the A through G out- 
puts of the readouts. 
The testing of the seven different submodules was  accomplished by using an 
input simulator that feeds signals to the submodules. To keep the power con- 
sumption of the decoder logic module down to a reasonable minimum, one of the 
c r i te r ia  used in checking the logic module performance w a s  the ability of the 
complete module to function at a supply pressure of less than 10 inches of Hg. 
The following specifications were  adhered to  during the testing: 
1 Supply pressure 10 inches of Hg maximum and 7 inches of Hg optimum, 
and 
- 
2 Control pressure 3.5 inches of Hg f 0.5 inches of Hg. 
In order  to  eliminate feedback from one submodule to another when the 
seven subassemblies are working together as a complete decoder, some isola- 
tion elements w e r e  added. The revised logic schematics are shown in Figure 
39. This illustration sh0w.s the logic of the decoder as used in the demonstra- 
tion model. The logic design shown appears t o  be the most economical design 
from a power consumption standpoint. Several gates can be eliminated from the 
design when higher supply p res su res  than those presently used are allowed. 
However, there is a tradeoff between the decrease in flow requirements due to 
the reduction in the amount of gates versus the increase on supply p res su re  
necessary to  operate a simpler design. This tradeoff favors the design opera- 
ting from the lower supply pressure when compared on a power consumption 
basis. 
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Figure 39. Decoder Submodules with Isolation Stages 
Display Modules 
The display units will  use the pneumatic output of the decoder logic modules 
to activate the numerical characters on a readout matrix as explained in Section 
I1 of this report. The first efforts during this contract concentrated on the 
application of thermochromic materials to obtain a visual display. Thermo- 
chromic materials such as silver mercury iodide (Ag2Hg 14) exhibit color 
changes when heated and revert  to  their  original color when cooled. The color 
conversion depends on a change in the light reflecting properties of the ma- 
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terial and not on the emission of light as with electroluminescent materials. 
In this particular material the transition occurs at 50.5'C.* 
Figure 40 shows the construction of two prototypes of a thermochromic dis- 
play device which has been investigated. Both units consist of a b ra s s  ferrule 
with a disc coated with thermochromic material. One of these units had a 
solid copper disc coated with thermochromic material (Ag2Hg 14) fastened to  
the end of the fe r ru le .  Gas outlet ports were provided, circumferentially. 
Initial testihg of this device indicated that time constants of up to  15 seconds 
w e r e  common for this design. 
Gas supply 
Gas Supply - 
Figure 40. 
A 
B 
Solid Coated Disc. 
Thermochromic Display Tes t  Modules 
Efforts to  decrease the time constant by using a better insulating material 
for  the ferrule by using a ceramic pipe and using a thin copper disc (0.002 
inch) as a substrate for the thermochromic material w e r e  not satisfactory. 
The measured t ime constant was at least one order  of magnitude away from 
the design goal of 1 second, which is necessary to comply with the once per  
second updating requirements for the design units. 
The second configuration, shown in Figure 40, w a s  built with a stainless 
steel wi re  screen containing 125 w i r e s  of approximately 0.004 inch diameter 
per  inch. This device exhibits a fast enough reversal  time to  obtain a once p e r  
second updating capability. However, the appearance of the thermochromic 
material, as coated on the screen, is not as bright as on the solid disc, and a 
great deal of the contrast between the two colors is lost. 
A more attractive approach to  the thermochromic display matrix design is 
depicted in Figure 41. This approach actually uses a reversed process from 
the units previously tried. By heating the thermochromic display permanently, 
to a point slightly above the conversion temperature of 50.5"C, with a nichrome 
*Further information on thermochromic materials may be found in NASA 
reports CR-80016 and CR-86031. 
Thermochromic 
Body 
Figure 41. Thermochromic Display Matrix 
wire,  the inactivated state of the display wi l l  be the high temperature state of 
the thermochromic material. Ambient (room) temperature gas will  cool the 
display locally and convert the thermochromic material to  the low temperature 
state. The thermochromic materials a r e  covered by a mask which matches 
the high temperature color of the thermochromic material. 
Experiments with a prototype of the design shown in Figure 32 showed that 
adequate conversion time constants can be obtained by maintaining a small  air 
gap between the heater w i r e  and the paper thermochromic substrate. The dis- 
tance between the heating w i r e  and the paper substrate is critical but could be 
maintained with careful assembly procedures. 
Investigations were  conducted to  determine the possibility of enhancing the 
contrast of the two color states of the thermochromic material by applying 
filtering techniques to the reflected light. Figure 42 shows the intensity of the 
reflected light (on an arbitrary scale) versus the wavelength for the thermo- 
chromic material AgZHg I4 for both color states. Figures 43 and 44 show light 
transmittance versus wavelength for two commercially available filter materials. 
As shown in Figures 45 and 46 more contrast between the two color states of 
the basic thermochromic materials can be obtained when a loss of the total 
amount of reflected light is permissible. Visual comparison tests indicated 
that the most legible display w a s  still obtained without the described filters. 
Based on these results,  the unfiltered version was retained as the most 
de sir able des ign . 
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Figure 42. Reflected Intensity versus Wavelength for Silver Mercuric Iodide 
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Figure 43. Percent of Transmittance versus  Wavelength for Kodak 
Wratten Filter No. 65A 
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Figure 44. Percent of Transmittance versus Wavelength for Kodak 
Wratten Fil ter No. 55 
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Figure 45. Relative Intensity versus  Wavelength of Silver Mercuric 
Iodide with Kodak Filter No. 65A 
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Figure 46. Relative Intensity versus  Wavelength of Silver Mercuric 
Iodide with Kodak Filter No. 55 
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The base of the module which contains the heating w i r e  and the channels for  
gas used for cooling par t  of the thermochromic material is made from aluminum. 
After  machining operations, the base is hardcoated to  form an insulation for the 
bare nichrome heating wi re .  
Response tests on a previously built prototype display module indicate that 
the required one cycle per  2 second response can be obtained. A 2 second cycle 
period will ,  of course, result in a once p e r  second updating capability. 
Observations indicated that a somewhat smaller  s ize  of the displayed charac- 
ter than previously used 1 inch high characters would be more in line with the 
overall size of the display and decoder unit. The character size was  standard- 
ized on 0.75 inch high by 0.50 inch wide. 
Register 
The function of the register is to s tore  the binary information supplied by 
the computer via the electro-fluid interface for further processing. The r e -  
gister consists of fluidic flip-flops which perform the function of a memory. 
The logic design of the register depends on the type of electro-fluid interface 
used. Both parallel and ser ia l  operation of the register is possible. Figure 3 
in  Section I1 of this report shows, schematically, the difference between serial 
and parallel operated registers. 
The choice between parallel and ser ia l  operation of the register is governed 
by the following considerations: 
Parallel logic requires more electrical connections between electronic 
computer and electro-to-fluid interface. Seventeen connections a r e  used 
in parallel to transmit 16 bits of binary information. Serial logic reduces 
this to 3 wire connections. Obviously, a 3 wire connector interface be- 
tween computer and decoder is simpler, lighter, and more reliable than 
a 17 w i r e  connector. 
Parallel  logic requires 16 separate electro-to-fluid interface devices. 
Serial logic requires 2 electro-to-fluid interface devices. This affects 
space requirements and reliability. 
Parallel logic requires 31 fluidic logic gates to implement a fluidic re- 
gister. Forty-eight logic gates a r e  required to build a ser ia l  register. 
Both ser ia l  and parallel fluidic registers a r e  within the state of the a r t  
of the fluidics technology. It may be possible, with some development 
effort, to reduce the number of gates required from 48 to 32 for a 16-bit 
serial register. 
65 
- 4 Parallel logic has a better time response capability than serial logic. 
In the parallel logic operation all sixteen binary signals a r e  transmitted 
from the electro-to-fluid interface devices simultaneously. The electri- 
cal signal has a 15 m s  duration. Assuming that a 15 ms  interval is ob- 
served during transmission of electrical signals, the transmission capa- 
bility for the parallel circuit is 30 ms per 16 bits, or, an operating 
rate  of 33.3 Hz. The ser ia l  logic design requires that the 16 binary bits 
are transmitted, sequentially, to the fluid register. The total transmis- 
sion time, therefore, is 450 ms. The maximum operating frequency will 
thus be approximately 2 Hz when simple serial logic is used. The updating 
requirement for the decoder and display device is 1/2 Hz. Consequently, 
both ser ia l  and parallel logic arrangements a r e  sufficiently fast to meet 
the requirements. 
5 The electro-to-fluid interface devices considered for this application 
require a space of approximately 0.25 cubic inch p e r  interface. Parallel 
logic arrangements thus require a volume of 16 x 0.25 = 4 cubic inch for 
the interface devices, Serial arrangements require a 2 x 0.25 = 0.5 cubic 
inch space. Certainly the ser ia l  arrangement wil l  be more in keeping 
with the total volume of 6.25 cubic inch, which w a s  the goal set  for the 
total volume of the decoder and display. 
- 
The considerations a r e  summarized in the following table: 
TABLE VI  
COMPARISON PARALLEL AND SERIAL LOGIC 
Electrical connections 
E to F interfaces 
Fluidic logic gates 
Max operating speed 
Volume 
Serial 
17 3 
16 2 
31 32-48 
33.3 Hz 2 Hz 
4 in3 0.5 in3 
The obvious choice is a ser ia l  register arrangement, providing one could be 
developed that requires only 32 logic elements. The only drawback to a serial 
arrangement is the long cycle time. However, the cycle time obtainable with 
a serial register is more than sufficient to meet the requirements. In order to 
evaluate the feasibility of using a ser ia l  arrangement attempts w e r e  made to 
develop a serial shift register. 
Figure 47 shows the logic design of a 2-bit shift register,  utilizing 3 ele- 
ments per bit. A 16-bit register can be built up from 8 circuits, as shown 
in Figure 47, arranged serially. The binary information from the electro-to- 
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F i r s t  B i t  Second B i t  
To Third Bit 
Set puls 
To Third B i t  -
Figure 47. Two-bit Shift Register 
fluid interface comes i n  through two parallel lines designated, +'Shift Pulse" 
and "Set Pulse.'' The set pulse will  set the fluidic flip-flop FF1, to the required 
value, 0 or 1. The shift pulse will  cause the flip-flop in the second bit (FF2) 
to take on the same state a s  FF1. Flip-flop 1 is now cleared to be set to the 
next appropriate value. By continuously shifting the state of one flip-flop to 
the next flip-flop, a complete 16-bit register can be filled with binary informa- 
tion through the two incoming channels. The flip-flops (FF1, FF2, etc.) a r e  
used a s  inputs to the decoder logic module of the decoder and display device. 
The circuit shown in  Figure 47 was first  built f rom standard fluidic ele- 
ments with 0.010 inch, square nozzles because the logic elements were readily 
available a t  the s ta r t  of this program. Performance of two bits of the shift 
register,  implemented in this manner, was satisfactory. 
In order to conserve power, the circuit was duplicated with elements with 
0.004 inch nozzle widths. Again performance was satisfactory. 
However, relatively high supply pressures (15 psig) were necessary to main- 
tain uniform operation. At supply pressur'e levels of 3.5 to 5 psig, as used for 
the decoder logic modules, performance was acceptable. However, delay times 
created by the delay line circuit were errat ic  a s  soon a s  integrated circuits 
were used to implement the logic functions. 
The apparent reason for the errat ic  switching times were traced to noise in 
the control signals. Unavoidably, the relatively long delay lines (approximately 
5 inches) when compressed into a n  integrated circuit of a size compatible 
with the res t  of the logic package contained several sections of relatively high 
resistances due to the "foldaway" design. 
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The points of high resistance coupled with the capacitances inherently asso- 
ciated with fluid transmission lines apparently created several resonance cav- 
ities each with an unique frequency and each generating noise. Furthermore, 
sharp bends in the fluid passages, unavoidable in this compact design, are also 
known to enhance low signal-to-noise ratios of transmitted signals. 
Based on experimental results with fou? different circuit layouts of the 
shift register design implemented with miniature fluidic elements with 0.004 
inch nozz€es and operating a t  pressures  of 3.5 to 5 psig, it was decided that the 
performance of the shift register was  not reliable under these conditions. 
Satisfactory performance with higher supply pressures  (15 psig) was  attained 
and implementation of the circuits in an on-board configuration is possible. 
To explore other possibilities €or acceptable designs requiring l e s s  supply 
power, a new shift register circuit w a s  developed. The new circuit eliminates 
individual delay lines from each of the 15 required stages. They a r e  replaced 
by an extra shift signal which is a reciprocal of the main shift signal employed 
in the more conventional designs. The circuit is schematically shown in Fig- 
ure 48. 
Operation of the circuit can be explained by an  example. Assuming that a 
one" signal is available in flip-flops A and a t  corresponding output stage B, 
the function of the register is to transfer this signal to the next stage. This is 
accomplished with the shift signals 31 and g2 which are present continuously. 
Shifting is accomplished by the temporary absence of signals 81 andS2 in this 
order. 
I t  
The assumed state of flip-flop A will  cause OR-NOR gate C to be "on" con- 
tinuously, turning gate E off. Gate D which is off wi l l  not influence the state of 
gate F. When the g 2  signal is temporarily removed, only gate F can be turned 
on, thus switching flip-flop G into the "one" position if it was not already there. 
Similarly, removal of the 31 signal will  transfer the state of the G flip-flop into 
the H flip-flop which, in turn, will  switch the J flip-flop, Thus by switching the 
S2 a n d x l  signals in  this order  the signal previously available as output flip- 
flop B of one stage is now transferred to the output flip-flop J of the next stage. 
- 
A shift register constructed according to the circuit shown in Figure 48 r e -  
quires a n  inp6t o r  f i rs t  stage as shown in Figure 49. This f i rs t  stage w a s  built 
from one of the regular shift register bits with minor modifications. 
A unique feature of the design shown in Figure 48 is the repetition of certain 
grouping of elements and their connections making i t  possible to build each bit 
of the shift register from two identical half bits combined with an output stage. 
This feature simplified fabrication and test of the register. 
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Figure 49. Shift Register Input Circuit 
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Fifteen bits of the shift register have been built and tested. Performance 
was  judged satisfactory a t  the required pressure levels of 3.5 to 5 psig. Fig- 
ure 50 is a photograph of eight bits of the shift register assembled into one 
package. The other seven bits a r e  packaged in a separate assembly. The fif-  
teen bits can be packaged in one stack, however, difficulties a r e  encountered 
in  handling the 3 0  required output signals plus shift pulses and power supply 
input connections in  the available surface area. 
The circuit, shown in Figure 48, was developed from a much simpler circuit, 
shown in Figure 51. 
Difficulties with impedance matching, which again only became manifest a t  
the low input power levels, required isolation amplifiers between shift signal 
operated OR-NOR gates and the flip-flops. An example of these isolation stages 
a r e  gates C and D in  Figure 48. The output stages were added to the design 
as shown in Figure 51 to obtain an isolated and more powerful output signal. 
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Figure 50. Eight-bit Shift Register 
Figure 51. Shift Register Submodule 
7 1  
In order to obtain a properly working shift register, careful matching of the 
input -output impedances of connecting gates is  required. Experiments show 
that a 15-bit register is too sensitive to variations in  pressure to be applicable 
to the required system without modification. Less sensitive gates for this c i r -  
cuit a r e  required for reliable operation. 
200 ps1g 
7 
Since parallel operation does not require such sensitive circuitry, the 
parallel logic for the shift register operation of the fluidic decoder and d 
device is recommended. 
Dual Main 
Surge Pressure 
Regulators 7 Tank U - 
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s Play 
However, future development in fluidic logic gates should be monitore I be- 
cause even with the larger amount of logic gates, a ser ia l  register operating at  
low supply pressures is more economical from a power consumption point of 
view than a high pressure simple circuit a s  shown in Figure 47. 
When this circuit is  compared with the circuit of Figure 48, the power con- 
sumption can be calculated. The circuit shown in Figure 52 contains only three 
elements per stage while the schematic illustrated in Figure 48 uses 13 ele- 
ments. 
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Figure 52. Pressure Sources for Fluidic Systems 
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Pneumatic power is the product of mass flow and supply pressure power. 
Therefore, consumption can be expressed as: 
c = KWP (2 9) 
where 
C = power consumed 
K = proportionality constant 
W = mass  flow of gas 
P = supply pressure of gas 
For  subsonic flow, the gas flow can be expressed as a function of pressure. 
w = K I P  
providing that temperature stays constant. Substitution of Equation (30) into (29) 
gives : 
where 
KK1 = K2.  
Experiments established that the simple circuit as shown in Figure 48 required 
15 psig for  reliable operation. Power consumed 
thus: 
p e r  gate for this circuit is 
C1 = K2(15) 3/2 
For the more complicated circuit a supply pressure of 3.5 psig is sufficient, 
consequently power requirements are: 
C2 = K2(3.5) 3/2 
is now The power ratio - c1 
c2 
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Therefore, one gate in the circuit shown in Figure 21  will consume as much 
power as eight gates in the circuit illustrated in Figure 48. Since the element 
ratio of the circuits is 3 to 13, the more complicated circuit is more economi- 
cal on a power consumption basis by a factor of 3/13 x 8 = 1.9. 
Pneumatic Power Supply and Gas Consumption 
Power consumption of the fluidic decoder and display device is an important 
consideration since it is one of the limiting factors in spacecraft design. Since 
the energy available in the gases carr ied by the spacecraft ordinarily is ex- 
pended in an irreversible throttling process such as through regulators, the 
power for a fluidic display device can be considered free. The gas supply used 
by the fluidic display system can be returned to other parts of the pneumatic 
system with only a slight pressure drop. 
Two main subsystems of spacecraft of conventional design can be used as  
a source for power for the fluidic display unit. These two main systems are: 
1 Fue l  cells used as power generators - 
2 Environmental control system. - 
Fue l  Cells Used as Power Generators. - When using fuel cells as power 
generators, a cryogenic storage subsystem wil l  supply hydrogen and oxygen 
gas to the power generating system. The amount of gas released by the cryo- 
genic storage tanks is normally controlled by heating the gas in the tanks. The 
amount of heat generated depends on the demands placed on the power generat- 
ing subsystem. Based on consumption experienced in previous flights, approxi- 
mately 4.5 lb  of oxygen wi l l  be used per hour. Hydrogen is also stored on- 
board in proportions suitable for fuel  cell demands. 
The Environmental Control System. - This system performs various func- 
tions such as water pressurization, sui t  pressurization, etc., and also supplies 
the life support oxygen. 
A simplified schematic of the oxygen system presently proposed for  a short 
range Apollo mission is shown in Figure 52. Even though the schematic is in- 
complete it illustrates some of the possible methods of tapping the pneumatic 
power source of a spacecraft without any loss in the total amount of gas avail- 
able for  other spacecraft functions. As  evidenced from the figure, two oxygen 
tanks feed the fuel  cell circuit through two check valves. A possible supply of 
gas for  the fluidic decoder and display device is the fuel cell circuit (Location 
1 in Figure 53). Gas  can be taken from the upstream side of this circuit and 
returned to the fue l  cells when utilized by the fluidic device. A similar circuit 
can be visualized in the hydrogen line feeding the fuel cell. 
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Figure 53. Fluidic Stages 
Locations 2 and 3 are situated in the environmental control system. When 
the fluidic system is built around the dual main pressure regulator, the gas will 
be taken from the 900 psig supply line and returned at 100 psig downstream in 
this regulator. The stored energy which was partly wasted by  the regulator 
system is thus utilized in the fluidic system. Flow wi l l  be 0.45 lb of oxygen 
per  hour under normal conditions. 
A similar free supply of energy is available when the system is used to by- 
pass part of the gas around any of the pressure regulators supplying the w a t e r  
system, the pressure suit system, or other low pressure life support systems. 
Experiments verified by analysis indicate that the flow consumption of one 
fluidic element is 60 cc/min at a supply pressure of 10 cm Hg. 
The total number of elements in each decoder, as presently developed, is 
63. The thermochromic readout modules require a gas flow equivalent to  51 
elements for  proper operation. 
Total gas consumption for  one readout module is: 
(63 +,51) 60 = 6.85 x l o 3  cc/min 
For  five readout modules the total flow wil l  be approximately 3.5 x lo4 cc/ 
min. 
A s  previously mentioned, the life support system for  three people requires 
a steady flow of 0.45 lb/hr which is equivalent to  2.5 x 103 cc/min. 
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The life support system regulator regulates pressure from 100 down t o  
20 psi. Several stages of fluidic logic can be placed in series in between these 
two pressure levels. The functioning of the tluidic elements is generally de- 
pendent upon the p res su re  ratio of inlet-to-ambient pressure on the elements, 
When the ambient pressure of one fluidic stage is made equal to the supply pres- 
sure  of the next stage, as shown in Figure 53, the same gas flow can be used 
several  times without any detrimental effect to either the life support gas sys- 
tem or the fluidic system. 
A typical p re s su re  ratio as used in  the decoder logic built under this  pro- 
gram is 14.7 +1 .6 /14 .7  or approximately 1.1. With this  pressure ratio of 1.1, 
seventeen stages can be interposed between the 100 ps i  supply line and the 
20 ps i  low pressure line each with a p res su re  ratio of 1.1 across  the stage. 
Realizing that actual flow requirements per element will  increase with in- 
creased back pressure,  each succeeding stage will accommodate 9 percent l e s s  
elements. Since the total flow available was  established as 2 . 5  x l o 3  cc/min 
and the total required flow is 3 . 5  x 10 cc/min, the last stage will accommodate 4 
3 
4 2 '5  lo x 100 = 7.15  percent 
3.5  x 10 
of the total elements of the decoder. The next-to-last stage will  accommodate 
0 . 9 1  of 7 . 1 5  percent o r  6 .5  percent. Any stage accommodation can be derived 
in a similar m,anner. Two thirds of the total requirements for the decoder wi l l  
be met by first bypassing the one regulator. Other stages can be built into cir- 
cu i t s  bypassing the pressure regulators for the water system, the pressure  
suit system, and the cabin pressure system. 
Obviously, using only one bypass circuit is more desirable than tapping from 
several  sources since this reduces the number of connections, the amount of 
plumbing, total weight, and reliability. 
Since continuous operation of the decoder logic modules is not required for 
the functioning of the decoder, a fluidic pressure turndown valve can be em- 
ployed. A fluidic p re s su re  turndown valve suitable for application to the de- 
coder is a fluidic vortex valve which is schematically shown in Figure 54. 
The vortex valve consists of a cylindrical chamber with a radial inlet port 
for  the supply flow and a tangential inlet for the control signal. The output port 
is situated axially in the center of the cylindrical chamber. When no control 
flow is present, the inlet flow follows a direct path through the valve towards 
the  output port. When control flow is admitted to  the device the momentum 
interchange between the tangentially entering control flow and the radial input 
flow wi l l  force the fluid to spiral  around the output port which increases the 
- - -  
76 
- Input 
Control - Signal 
output 
Figure 54. Vortex Valve 
impedance seen by the input flow and thus reduces the total output flow. Figure 
55 shows a typical performance curve of a vortex valve. The output flow reaches 
a maximum for a ratio of control pressure to supply pressure equal to one. 
Increased control pressure will  diminish output flow. The total output flow, 
which consists of the input flow and the control flow, wil l  reach a minimum 
when the supply flow is zero. Additional control p r e s s u r e  will, of course, re- 
sult in  an increase in output flow since more control flow is introduced. 
The amount of flow turndown obtainable with a vortex value depends largely 
on the density and the viscosity of the fluid. Conventional designs of vortex 
valves used in control systems will  typically reduce the flow by a factor of 
approximately 6.5. However, if additional outlet ports in the vortex valve can 
be provided, complete shutoff of the flow to the  proposed system can be accom- 
plished. A installation resulting in 100 percent flow shutoff is depicted in Fi- 
g u r e  56. In this system the gas flow to the fluidic display device can be reduced 
to  zero providing gas can be bled off to the other systems continuously. This 
setup can be used, when the bleed off flow is used as breathing oxygen in the 
crew's environmental control system. To keep flow at an absolute minimum, 
the use of a power turndown vortex valve in an on-board fluidic decoder and 
display device is recommended. 
FEASIBILITY DEMONSTRATION MODEL 
A s  part of contract NAS 12-532 a model fluidic decoder and display device 
w a s  built i n  order  to demonstrate the functioning of a n  on-board system. 
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Figure 56. Vortex Valve Shut-off Schematic 
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The demonstration model consists basically of the same parts o r  subassem- 
blies as the unit which could be built for on-board use. 
In order to facilitate demonstrations at locations where gas supplies a re  not 
readily available, a small air compressor w a s  used as a gas supply rather than 
a tank of compressed gas which would be available on-board a spacecraft. The 
electrical computer inputs a r e  simulated by an electrical selector switch. Fi- 
gure 57 is a photograph of the demonstration model. Each of the subassemblies 
of the demonstration model a r e  described in this section. 
Figure 57. Demonstration Module 
Computer Input Simulation 
The register inputs which a r e  obtained from the on-board computer under 
normal operating conditions of the decoder and display device a r e  simulated 
by an electrical selector switch on which any combinations of "ones" and "zeros" 
can be selected for the binary electrical input to the demonstration model. 
The selector switch can  be set  for manual control o r  automatic stepping. 
In the manual mode the binary number to be decoded can be changed with a 
push button switch. 
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In the automatic mode of operation, the binary number to be decoded wi l l  
change continuously. The updating rate for the numbers to be displayed can be 
varied from once per 0.1 seconds to once every three seconds. 
El e c t ro -to - Flu id Interface 
The study of electro-to-fluid interfaces reported in  section I11 of this report 
resulted in two possible candidate subsystems. 
Solenoid Valve. - The first  candidate w a s  a solenoid valve which can be 
readily integrated with the fluidic circuitry a s  presently manufactured. 
Piezoelectric Flapper Valve. - The second candidate was the piezoelectric 
crystal flapper valve. 
Since more development w o r k  is  necessary before the piezoelectric-type 
interface i s  suitable for use with integrated circuits, the solenoid type valve 
has been selected for use in the demonstration model. 
Prototype Interface Design. - The demonstration model hardware has been 
designed in  such a way that either one of the two types of interfaces can be 
used with a minimum amount of change in the adjoining hardware. If reliable 
operation of the piezoelectric type interface is  obtained la ter ,  the solenoid 
valves can be replaced with the piezoelectric devices. 
Decoder Logic Modules 
The decoder logic modules a r e  identical to those described in the Techni- 
cal discussion, Section 111. All  design and construction details as wel l  a s  test 
data a r e  included in  that section. 
The demonstration model consists of three readout modules capable of 
translating 9 binary bits of computer information into 3 octal numbers. 
Power Supply 
The feasibility demonstration model is powered by a i r  from a pneumatic 
compressor which is  driven by an electric motor. In the actual airborne con- 
figuration, the decoder and display system wi l l  be driven by oxygen used for 
the life support system. However, gas tanks a r e  cumbersome for portable de- 
monstration units and a simple compressor was chosen to replace these tanks 
i n  the demonstration model. 
Since the demonstration model is portable, an effort w a s  made to obtain the 
smallest and lightest possible compressor and motor combination operated on 
115V, 60 cycle, a c  power. 
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A survey w a s  made of companies known to manufacture pneumatic compres- 
sors to determine if their models could meet qr exceed the following specifica- 
t ions : 
1 Input power: 115 Vac 60 Hz - 
2 Output pressure:  15 lb/in2 minimum - 
3 Output flow: 4 scfm minimum - 
- 4 Type compressor: centrifugal 
5 Gaseous media: filtered dry air - 
6 Lubrication: solid lubricants - 
7 Type motor: squirrel  cage, single phase, open construction - 
8 Cooling: air cooled. - 
Originally, consideration was  given to using airborne pneumatic equipment 
i n  the actual system. However, most airborne systems use 400 Hz ac power 
so the electric motors furnished with this equipment were not compatible with 
the necessary input power requirements. Conversion of these motors to 115V 
60 Hz ac power is costly and not considered feasible for the application. 
The power suppy that comes closest to the specification is a model 0522- 
P 102 -C27 1X manufactured by Gast Manufacturing Corporation, Benton Harbor, 
Michigan. This model is still considered heavy for the application (27 lb). 
CONCLUSIONS 
Based on the results of this  study and the operation of the demonstration 
model of the fluidic decoder and display device, developed under this contract, 
a design and development phase should be initiated for the readout part of the 
decoder and display device and for a piezoelectric-type electro-to-fluid inter- 
face. 
The use  of such an electro-to-fluid interface is by no means restricted to 
applications described in  this report. It could also be used in most fluidic sys- 
tems which require electrical signals as driving signals. 
The fluidic logic elements are 'usable in circuits as they now exist. No further 
design o r  development programs a r e  necessary for their  utilization. 
81 
82 
Unclassified 
Security Classification 
DOCUMENTCONTROLDATA-R6D 
(Security c l a s s i f i c ~ t i o n  of title, body of abntracr and indexing ennotstion munt be enrered when the overall report i s  clmaeiflod) 
OR I G IN A TI N G A C TI VI T Y (Corporate author) IU. REPORT SECURITY CLASSIFICATION 
M a r t  in Marietta Corporation 
Orlando, Florida 
Unclassified 
Zb. GROUP 
. REPORT T I T L E  
Fluidic Decoder and Display Device 
1. DESCRIPTIVE NOTES ( T h e  ofrOpott and lncluaive &tee) 
Final Report March 15, 1967 to April 15, 1967 
Jacq Van Der Heyden 
I .  AUTHOR(S1 (Firat name, middle inillal, laat neme) 
. REPORT DATE 71 .  TOTbL NO. O F  P A G E S  7b. NO. O F  REFS 
September 196 8 92 
14. CONTRACT OR GRANT NO. 01. ORIGINATOR'S REPORT NUMBER(S1 
NAS 12-532 
b. PROJECT NO. 
C .  
OR 9477 
Ob. OTHER REPORT NO(S) (Any other number. Yul may be a e a i y e d  
thle report) 
d. I 
10 DISTRIOUTION STATEMENT 
Distribution of this report is provided in the interest of information exchange and 
should not be construed as endorsement by NASA of the material  presented. Respon 
sibilitv for the contents resides with the organization that prepared it. 
1 1 .  SUPPLEMENTARY NOTES 112. SPONSORING MILITARY ACTIVITY 
National Aeronautical and Space Admin 
Electronic Research Center 
Cambridge. Massachusetts 
3. ABSTRACT 
This report, under Contract NAS 12-532, demonstrates the feasibility of the 
fluidic decoder and display device for use on board a spacecraft. This system 
may be used in place of the relay-type hardware currently planned for this 
operation. The advantages of the fluidic decoder and display device a r e  that it 
conserves power sources by operating with available gases normally found in a 
space system and it provides a longer life expectancy than electroluminescent 
displays. 
I D  I 'ORM N O V ~ S  1473 Unclassified 
Securitv classification 
Unclassified 
Security Classification 
K E Y  W O R D S  
Power Devices 
Display Devices 
A - 
W T  - 
L I N K  0 -
R O L E  -
L I N K  C 
Unclassified 
Security Classification 
